Awesome HDL、Python HDL and eDSL for IC

A curated list of amazingly awesome hardware description language projects.

Hardware development

HDL doc

• Verilog IEEE Std 1364-2001, Quick Ref Guide, SystemVerilog 3.1a, Synthesizing SystemVerilog Busting the Myth that SystemVerilog is only for Verification
• VHDL standards IEEE Std 1076-2000
• SystemC standards IEEE Std 1666-2011

HDL simulators and compilers

• Verilog
  • Verilator Verilog to C++ transpiler
  • Icarus Verilog - simulator
  • Yosys - RTL synthesis
• VHDL
  • nvc - GPLv3 VHDL compiler and simulator, IEEE 1076-2002, written in C
  • GHDL - VHDL compiler and simulator, IEEE 1076-2002, written in ADA
• chisel/firrtl
  • essent - firrtl to optimized C++ transpiler
  • treadle - firrtl simulator written in Scala
• Lola-2
  • Oberon-2013 - Project Oberon, 2013 Edition, written in Oberon-07 License

Meta HDL and Transpilers

• C++

  • SystemC - an IEEE standard meta-HDL
  • VisualHDL - an integrated development environment (IDE) rapid design for FPGAs

• Dart

  • ROHD - A framework for hardware description and verification, 2021+

• Haskell

  • concat Haskell to hardware, 2016+
  • https://github.com/conal/talk-2015-haskell-to-hardware
  • CλaSH - A functional hardware description language
  • pipelineDSL - A Haskell DSL for describing hardware pipelines
  • Bluespec - Compiler, simulator, and tools for the Bluespec Hardware Description Language.
  • sv2v - SystemVerilog to Verilog conversion

• Java

  • jhdl ..2006
  • PSHDL

• JavaScript

  • reqack - elastic circuit toolchain
  • hdl-js - Hardware description language (HDL) parser, and Hardware simulator.
  • shdl - Simple Hardware Description Language

• Julia

  • Julia-Verilog - a Verilog-generation DSL for Julia., 2017

• OCaml

  • Hardcaml An OCaml library for designing hardware, complete with testing and simulation tools.

• Kotlin

  • Verik HDL for design and verification. generates SV. UVM.

• Python

  • HWT Meta HDL, verification env. IP-core generator, analysis tools, HDL glue
  • garnet Coarse-Grained Reconfigurable Architecture generator based on magma, 2018+
  • magma - Meta HDL, 2017+
  • migen - Meta HDL, 2011+
  • Amaranth (previously nMigen) - A refreshed Python toolbox for building complex digital hardware, 2018+
  • MyHDL - Process based HDL, verification framework included, 2004+
  • Pyrope - Python-like language supporting "fluid pipelines" and "live flow", 2017+
  • PyRTL - Meta HDL, simulator suitable for research.
  • PyMTL - Process based HDL, verification framework included, 2014+
  • veriloggen - Python, Verilog centric meta HDL with HLS like features, 2015-?
  • Hdl21 - Analog HDL in Python
  • PyHGL - Meta HDL, three-state event-driven simulation, 2022+

• Ruby

  • RHDL

• Rust

  • hoodlum - Meta HDL, 2016+
  • kaze - Meta HDL, 2019+
  • calyx - Intermediate Language (IL) for Hardware Accelerator Generators, 2020+
  • Spade - A hardware description language inspired by modern software languages like Rust.

• Scala

  • chisel - Meta HDL, 2012+
  • SpinalHDL - Meta HDL 2012+

• C#

  • Quokka - C# to low-level RTL translator (Verilog, VHDL) and simulation toolkit examples (gates, components, RISC-V, SoC)

• Veryl

  • Veryl - An original HDL based on SystemVerilog / Rust syntax, and transplier to SystemVerilog

• autofpga - C++, A utility for Composing FPGA designs from Peripherals

• 💀 baremetal - Python, simple HCL

• BinPy - Python, An electronic simulation library

• 💀 pervognsen/Bitwise - Python, HDL which translates python directly

• 💀 jamesjiang52/Bitwise - Python, simple HCL.

• blarney - Haskell, HCL

• bsc - Haskell, C++, BSV - Bluespec Compiler

• Cement HDL/CmtHDL - Rust, eHDL

• chisel - 2012-?, Scala, HCL

• Chips-2.0 - , , FPGA Design Suite based on C to Verilog design flow

• circt - 2020-?, C++/LLVM, compiler infrastructure

• circuitgraph - Tools for working with circuits as graphs in python

• concat - 2016-?, Haskell, Haskell to hardware

• DUH - JS, simple convertor between verilog/scala/ipxact

• DFiant 2019-?, Scala, dataflow based HDL

• edalize - 2018-?, Python, abstraction layer for eda tools

• garnet -2018-?, Python, Coarse-Grained Reconfigurable Architecture generator based on magma

• hammer - 2017-?, Python, Highly Agile Masks Made Effortlessly from RTL

• heterocl - 2017-?, C++, A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing

• hoodlum - 2016-?, Rust, HCL

• ILAng - modeling and verification platform for SoCs where Instruction-Level Abstraction (ILA) is used as the formal model for hardware components.

• 💀 jhdl - ?-2017, C++ Verilog/VHDL -> systemC, prototype

• Kactus2 - IP-core packager

• kratos - C++/Python, hardware generator/simulator

• lgraph - C, generic graph library

• llhd - Rust, HCL

• livehd - mainly C++, An infrastructure designed for Live Hardware Development.

• Lucid HDL in Alchitry-Labs - Custom language and IDE inspired by Verilog

• magma - 2017-?, Python, HCL

• amaranth/migen - 2013-?, Python, HCL

• mockturtle - logic network library

• moore - Rust, HDL -> model compiler

• msdsl - Python, real number model -> verilog

• MyHDL - 2004-?, Python, Process based HDL

• Amaranth HDL -, Python, (previously nMigen) A refreshed Python toolbox for building complex digital hardware

• OpenTimer - , C++, A High-Performance Timing Analysis Tool for VLSI Systems

• percy - Collection of different synthesizers and exact synthesis methods for use in applications such as circuit resynthesis and design exploration.

• PyChip-py-hcl - , Python, Chisel3 like HCL

• pygears - , Python, function style HDL generator

• PyMTL3 2018-?

• PyMTL - 2014-?, Python, Process based HDL

• PipelineC - 2018-?, Python, C++ HLS-like automatic pipelining as a language construct/compiler

• PyRTL - 2015-?, Python, HCL

• Pyverilog - 2013-? Python-based Hardware Design Processing Toolkit for Verilog HDL

• rogue , C++/Python - Hardware Abstraction & Data Acquisition System

• rohd, 2023-?, dart, HCL

• sail 2018-?, (OCaml, Standard ML, Isabelle) - architecture definition language

• 💀 SFGen - Python, arithmetic function generator

• spatial - Scala, an Argon DSL like, high level abstraction

• SpinalHDL - 2015-?, Scala, HCL

• Silice - ?, C++, Custom HDL

• 💀 SyDpy - ?-2016, Python, HCL and verif. framework operating on TML/RTL level

• systemrdl-compiler - Python,c++, register description language compiler

• UHDM - C++ SystemVerilog -> C++ model

• 💀 Verilog.jl - 2017-2017, Julia, simple Julia to Verilog transpiler

• veriloggen - 2015-?, Python, Verilog centric HCL with HLS like features

• 💀 wyre - 2020-2020, Mupad, Minimalistic HDL

• phi - 2019-?, custom language, llvm based compiler of custom hdl

• prga - 2019-?. Python, prototyping platform with integrated yosys

• Hardcaml - OCaml, HCL

• magia-hdl - 2023-?, Python, HCL

• Metron - C++, C++ -> SystemVerilog syntax translator

HLS

• hlslibs - ac_math, ac_dsp, ac_types
• legup - 2011-2015, LLVM based c->verilog
• bambu - 2003-?, GCC based c->verilog
• augh - c->verilog, DSP support
• https://github.com/utwente-fmt - abstract hls, verification libraries
• Shang - 2012-2014, LLVM based, c->verilog
• xronos - 2012, java, simple HLS
• Potholes - 2012-2014 - polyhedral model preprocessor, Uses Vivado HLS, PET
• hls_recurse - 2015-2016 - conversion of recursive fn. for stackless architectures
• hg_lvl_syn - 2010, ILP, Force Directed scheduler
• abc <2008-?, A System for Sequential Synthesis and Verification
• polyphony - 2015-2017, simple python to hdl
• DelayGraph - 2016, C#, register assignment algorithms
• ahaHLS - 2019, An open source high level synthesis (HLS) tool using LLVM
• combinatorylogic/soc - 2019, An experimental System-on-Chip with a custom compiler toolchain.
• Quokka - C# to HL RTL translator
• Vitis - LLVM based, made by Xilinx. user manual
• XLS - 2020, HLS toolchain from Google

Other HDL languages

• act - asynchronous circuit/compiler tools
• autopiper
• Silice - A language for hardcoding algorithms into FPGA hardware
• TL-Verilog - 2015+, Supports "timing-abstract" and "transaction-level design" methodologies; supported by proprietary and open-source tools

Hardware Intermediate Representations

• CIRCT - 2020+, LLVM / MLIR framework "Circuit IR Compilers and Tools"
• coreir - 2016-?, LLVM HW compiler## License
• lgraph - 2017-?, A Multi-Language Synthesis and Simulation IR for Hardware Design
• firrtl - 2016-?, Flexible Intermediate Representation for RTL
• LLHD - Low Level Hardware Description — A foundation for building hardware design tools
• SpyDrNet - 2019+, Framework for parsing and manipulating structural netlists in Python
• VLSIR - IC Interchange Formats, defined in Google Protobuf SDL

Synthesis tools

• vtr-verilog-to-routing
• yosys - RTL synthesis framework

Visualization and Documentation generators

• bitfield - Javascript bit field diagram renderer
• d3-wave - Javascript wave graph visualizer for RTL simulations
• d3-hwschematic - Javascript hierarchical schematic visualizer for HDLs
• wavedrom - Javascript wave graph visualizer for documentations and sim.
• netlistsvg - Javascript schematic visualizer
• sphinx-hwt - Plugin for sphinx documentation generator which adds schematic into html documentation.
• Visual Debug - Custom simulation visualization framework, available within the Makerchip.com IDE.

HDL parsers

• hdlConvertor - Fast (System) Verilog/VHDL parser written as C++ extension for Python
• pyVHDLParser - VHDL parser written in Python
• rust_hdl - VHDL parser and language server written in Rust
• sv-parser - IEEE 1800-2017 System Verilog Parser written in Rust
• verible - Verible provides a SystemVerilog parser, style-linter, and formatter.
• slang - SystemVerilog compiler and language service.
• pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL
• Surelog - SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

Other Simulation tools

• midas - FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
• cocotb - A coroutine based co-simulation library for writing VHDL and Verilog testbenches in Python
• osvvm - A VHDL verification framework, verification utility library, verification component library, and a simulator independent scripting flow
• uvvm - A free and Open Source Methodology and Library for VHDL verification of FPGA and ASIC.

Other Design Automation tools

• peakrdl - CSR toolchain to generate RTL, UVM RAL models, document(html and markdown), IPXACT, c header from SystemRDL or IPXACT.
• RgGen - Code generator tool to generate RTL, UVM RAL models and Wiki documents from CSR specifications
• sv-tests - Test suite designed to check compliance with the SystemVerilog standard
• tbengy - Code generator tool to generate SV/UVM RTL and Testbech as well scripts with support for bitstream generation for Digilent FPGAs
• HDLGen - Tool for processing of embedded Perl or Python scripts in Verilog source code.
• fusesoc - Package manager and a set of build tools for HDL.
• bender - Dependency management tool for hardware design projects.
• hbs - A lean dependency management and build system for hardware description projects.

PSS : Portable test and Stimulus Standard

• Accellera - specification to create a single representation of stimulus and test scenarios
• PSS 2.1 LRM - PDF Spec
• PSSTools Org - PSS releated tools on GitHub. Parsers, editor plugins.
• Matthew Ballance PSS Blog posts:
  • Automating Bare-Metal Tests with PSS
  • PSS Fundamentals: Actions, Components, and Test Generation
  • Declarative Programming and Multi-Core Tests
  • Relating Actions with Dataflow
  • Modeling DMA Test Scenarios with PSS
  • PSS Memory Management Fundamentals
  • PSS Concurrency and Resources
  • Interacting with Devices via PSS Registers
  • Relating Actions with Dataflow Part2 -- Parallelism
• PSS CookBook - Documentation for introducing the usage of PSS language