Skip to content

Verilog: add type parameters to scope #3335

Verilog: add type parameters to scope

Verilog: add type parameters to scope #3335

Triggered via pull request November 13, 2025 21:24
Status Success
Total duration 1m 26s
Artifacts

syntax-checks.yaml

on: pull_request
check-clang-format
1m 23s
check-clang-format
Fit to window
Zoom out
Zoom in