Skip to content

Issues: llvm/circt

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

723 Open 1,448 Closed
723 Open 1,448 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[circt-bmc] Add support for verif.symbolic_value verif
#8197 opened Feb 6, 2025 by fabianschuiki
2
Documentation on Analyzing Circuits with Python Bindings
#8195 opened Feb 5, 2025 by tymcauley
1
[RTG][Elaboration] Each virtual register should only be materialized once and every user should use it bug Something isn't working RTG Involving the `rtg` dialect
#8193 opened Feb 5, 2025 by maerhart
[MooreToCore] Crash when getting values to observe Moore
#8176 opened Feb 3, 2025 by maerhart
@hailongSun2000
6
[ImportVerilog] Crash on ordering-methods-reverse test bug Something isn't working ImportVerilog
#8173 opened Feb 2, 2025 by fabianschuiki
[MooreToCore] Out-of-bounds moore.extract lowered incorrectly Moore
#8163 opened Jan 31, 2025 by maerhart
1
[RTG][Elaboration] Malloc unique label values RTG Involving the `rtg` dialect
#8161 opened Jan 31, 2025 by maerhart
[RTG][Elaboration] Malloc virtual register values RTG Involving the `rtg` dialect
#8160 opened Jan 31, 2025 by maerhart
[FIRRTL] LowerToHW discards private modules FIRRTL Involving the `firrtl` dialect
#8153 opened Jan 30, 2025 by fabianschuiki
[circt-test] sby runner doesn't fail if module doesn't exist bug Something isn't working
#8145 opened Jan 29, 2025 by fabianschuiki
Firtool and aarch64
#8135 opened Jan 28, 2025 by timmerrifield
2
[MooreToCore] Support moore.array_create good first issue Good for newcomers Moore
#8128 opened Jan 25, 2025 by fabianschuiki
@manojks1999
1
[FIRRTL] Intrinsic documentation: Ports and Direction tables are bit confusing documentation Improvements or additions to documentation FIRRTL Involving the `firrtl` dialect
#8111 opened Jan 22, 2025 by dtzSiFive
Status and getting started
#8099 opened Jan 20, 2025 by ecstrema
2
[FIRRTL] more strict connect semantic
#8069 opened Jan 12, 2025 by sequencer
1
[LLHD][Arc] Indexing and slicing lowering from Verilog to LLVM IR
#8065 opened Jan 10, 2025 by AndreyVV-100
3
Add custom parser for SMT bitvector width SMT
#8064 opened Jan 10, 2025 by TaoBi22
@TaoBi22
[SMT] Implicit overflow when parsing !smt.bv type? bug Something isn't working SMT
#8062 opened Jan 10, 2025 by maerhart
[FIRRTL] Incorrect directory behavior when testbench involved bug Something isn't working FIRRTL Involving the `firrtl` dialect
#8061 opened Jan 10, 2025 by seldridge
[Feature Proposal] Add a pass on hw.module to remove certain modules from the hierarchy and recursively expose its IO
#8060 opened Jan 9, 2025 by CircuitCoder
[Python] MacOS wheel builds fail after successfully building and installing CIRCTPythonModules. Python Python bindings
#8054 opened Jan 9, 2025 by mikeurbach
[FIRRTL] FIRRTLExporter name collides when operations having same name attr
#8027 opened Jan 3, 2025 by sequencer
[Comb] Crash in AndOp folder Comb Involving the `comb` dialect
#8024 opened Jan 2, 2025 by teqdruid
@dtzSiFive
9
[Comb] Infinite loop in OrOp folder Comb Involving the `comb` dialect
#8022 opened Dec 31, 2024 by maerhart
@asmit27rai
2
[ImportVerilog] Support handling the slang::ast::StatementBlockSymbol. ImportVerilog Moore
#8021 opened Dec 30, 2024 by hailongSun2000
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.