Skip to content

Verilog: KNOWNBUG for declarations inside a named block inside a function #969

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Feb 6, 2025
Merged

Verilog: KNOWNBUG for declarations inside a named block inside a function #969

merged 1 commit into from
Feb 6, 2025

Conversation

kroening
Copy link
Member

@kroening kroening commented Feb 6, 2025 •
edited
Loading

Replicates #966.

@kroening kroening marked this pull request as ready for review February 6, 2025 12:13
@tautschnig tautschnig merged commit e6f0621 into main Feb 6, 2025
9 checks passed
@tautschnig tautschnig deleted the named_block1 branch February 6, 2025 13:05
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig